

FDD6796 N-Channel PowerTrench[®] MOSFET 25 V, 40 A, 5.7 m Ω

Features

- Max $r_{DS(on)} = 5.7 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 20 \text{ A}$
- Max $r_{DS(on)}$ = 9.0 m Ω at V_{GS} = 4.5 V, I_D = 15.5 A
- 100% UIL tested
- RoHS Compliant



May 2008


FDD6796 N-Channel PowerTrench[®] MOSFET


General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $r_{\text{DS}(\text{on})}$ and fast switching speed.

Applications

- Vcore DC-DC for Desktop Computers and Servers
- VRM for Intermediate Bus Architecture





MOSFET Maximum Ratings T_C = 25 °C unless otherwise noted

Symbol	Parameter			Ratings	Units	
V _{DS}	Drain to Source Voltage			25	V	
V _{GS}	Gate to Source Voltage			±20	V	
ID	Drain Current -Continuous (Package limited)	T _C = 25 °C		40		
	-Continuous (Silicon limited)	T _C = 25 °C		69	•	
	-Continuous	T _A = 25 °C	(Note 1a)	20	A	
	-Pulsed			100		
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	39	mJ	
P _D	Power Dissipation $T_{\rm C} = 25 ^{\circ}{\rm C}$			42	14/	
	Power Dissipation	T _A = 25 °C	(Note 1a)	3.7	W	
T _J , T _{STG}	Operating and Storage Junction Temperature R	Operating and Storage Junction Temperature Range			°C	

Thermal Characteristics


$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	3.5	°C/W
R_{\thetaJA}	Thermal Resistance, Junction to Ambient (Note 1	a) 40	C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD6796	FDD6796	D-PAK (TO-252)	13 "	12 mm	2500 units


Electrical Characteristics T _J = 25 °C unless otherwise noted						
Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	octeristics					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_{D} = 250 \ \mu A, \ V_{GS} = 0 \ V$	25			V
ΔΒV _{DSS} ΔT _J	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, referenced to 25 °C		6.1		mV/°C
IDSS	Zero Gate Voltage Drain Current	V _{DS} = 20 V, V _{GS} = 0 V			1	μA
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA
On Chara	cteristics					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \ \mu A$	1.0	1.9	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		-6.6		mV/°C
-	Static Drain to Source On Resistance	V _{GS} = 10 V , I _D = 20 A		4.6	5.7	
r _{DS(on)}		V _{GS} = 4.5 V, I _D = 15.5 A		6.6	9.0	mΩ
		V_{GS} = 10 V, I _D = 20 A, T _J = 150 °C		6.8	8.5	
9 _{FS}	Forward Transconductance	V _{DS} = 5 V, I _D = 20 A		138		S
Dynamic	Characteristics					
C _{iss}	Input Capacitance	V 42.V/V 0.V/		1740	2315	pF
C _{oss}	Output Capacitance	──V _{DS} = 13 V, V _{GS} = 0 V, f = 1 MHz		325	430	pF
C _{rss}	Reverse Transfer Capacitance			290	435	pF
R _g	Gate Resistance			0.8	1.6	Ω
Switching	g Characteristics					
t _{d(on)}	Turn-On Delay Time			10	19	ns
t _r	Rise Time	V _{DD} = 13 V, I _D = 20 A,		6	11	ns
t _{d(off)}	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		23	37	ns
t _f	Fall Time			4	10	ns
Qg	Total Gate Charge	$V_{GS} = 0 V$ to 10 V		29	41	nC
Q _g	Total Gate Charge	$V_{GS} = 0 \text{ V to } 4.5 \text{ V} \text{ V}_{DD} = 13 \text{ V},$		15	21	
Q _{gs}	Gate to Source Charge	$I_D = 20 \text{ A}$		4.9		nC
Q _{gd}	Gate to Drain "Miller" Charge			6.2		nC
Drain-Sou	urce Diode Characteristics					
		V _{GS} = 0 V, I _S = 3.1 A (Note 2)		0.8	1.2	v
V _{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0 V, I_S = 20 A$ (Note 2)		0.9	1.3	v
t _{rr}	Reverse Recovery Time	L = 20.4 di/dt = 100.4/m		15	26	ns
Q _{rr}	Reverse Recovery Charge	— I _F = 20 A, di/dt = 100 A/μs		3	10	nC

Notes: 1: R_{0JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{0JC} is guaranteed by design while R_{0JA} is determined by the user's board design.




2: Pulse Test: Pulse Width < 300 $\mu s,$ Duty cycle < 2.0%. 3: Starting T_J = 25 °C, L = 0.1 mH, I_{AS} = 28 A, V_DD = 23 V, V_{GS} = 10 V.

a) 40 °C/W when mounted on a 1 in² pad of 2 oz copper





ø

b) 96 °C/W when mounted on a minimum pad











SEMICONDUCTOR

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidianries, and is not intended to be an exhaustive list of all such trademarks.

ACE $x^{\textcircled{B}}$ Build it Now TM CorePLUS TM CorePOWER TM <i>CROSSVOLT</i> TM CTL TM Current Transfer Logic TM EcoSPARK [®] EfficentMax TM EZSWITCH TM * EZSWITCH TM * Fairchild [®] Fairchild [®] Fairchild [®] Fairchild [®] Fairchild Semiconductor [®] FACT Quiet Series TM FACT [®] FAST [®] Ecoth ^C CORTM	FPS™ F-PFS™ FRFET® Global Power Resource SM Green FPS™ Green FPS™ e-Series™ GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MillerDrive™ MotionMax™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR®	PDP-SPM [™] Power-SPM [™] PowerTrench [®] Programmable Active Droop [™] QFET [®] QS [™] Quiet Series [™] RapidConfigure [™] Saving our world 1mW at a time [™] SmartMax [™] SMART START [™] SMART START [™] SMART START [™] SMART START [™] SUPERST [™] -3 SuperSOT [™] -6 SuperSOT [™] -8 SuperMOS [™]	The Power Franchise [®] Pranchise TinyBoost TM TinyBuck TM TinyLogic [®] TINYOPTO TM TinyPOWer TM TinyPWM TM TinyWire TM WSerDes TM UHC [®] UHC [®] Ultra FRFET TM UniFET TM VCX TM VisualMax TM
FastvCore™ FlashWriter [®] *			Violainiax

* EZSWITCHTM and FlashWriter[®] are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be pub- lished at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		